

Jordan University of Science and Technology

On-chip Jitter Measurement Architecture Using A Delay-Locked Loop with Vernier Delay Line, to the order of Giga Hertz

Authors:

Abstract: